



EXPERIMENT NO-4

Study and construction of Half Adder using NAND logic gates.



By Prof. Tanmoy Biswas, Syamaprasad College

BY: PROF. TANMOY BISWAS
Department of Computer Science, Syamaprasad College.

Experiment No – 4, Study and construct a half adder using NAND Universal digital logic gates.

Theory:

A half-adder serves as an essential arithmetic component designed for the addition of two binary digits. This circuit incorporates two input ports, representing the two binary bits to be summed, and delivers a pair of outputs: one for the resulting SUM and the other for the CARRY generated during the addition process.

Figure 4.1 shows the block diagram of a half adder and figure 4.2 shows the truth table of a half-adder, showing all possible input combinations and the corresponding outputs.

The Boolean expressions for the SUM and CARRY outputs are given by the equations,

Let us denote the **Sum as (S)** and **Carry as (C)**.

$$S = \bar{A}.B + A.\bar{B} \dots\dots\dots (4.1)$$

$$C = A.B \dots\dots\dots (4.2)$$

To construct the half adder using NAND logic gates we need to modify the equation no 4.1 as given below;

$$S = \bar{A}.B + A.\bar{B}$$

$S = A.\bar{A} + \bar{A}.B + A.\bar{B} + B.\bar{B}$, introduce two additional terms which is equal to logic – 0.

$S = A.(\bar{A} + B) + B.(\bar{A} + B)$, the common terms.

$S = \overline{A.(\bar{A} + B)} + \overline{B.(\bar{A} + B)}$, by applying double negation

$S = \overline{A.(\bar{A}.B)} + \overline{B.(\bar{A}.B)}$, applying De-Morgans theorem.

$S = \overline{A.(\bar{A}.B)} . \overline{B.(\bar{A}.B)}$, again applying De-Morgans theorem..... (4.3)




Figure (4.1), block diagram of half adder.

A	B	Sum (S)	Carry (C)
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Figure (4.2), Truth Table of half adder.

As evident from the truth table the **Sum (S)** can be implemented using a XOR logical gate and **Carry (C)** can be implemented using two inputs AND logic gate. But to implement the half adder using NAND gates we need to implement the equation (4.3). The figure (4.3) shows the logical circuits using NAND logic gate.

To implement the Carry (C), we just need to invert the output ($\overline{A.B}$) of the first NAND logic gate.




Figure (4.3), Logical circuit diagram using NAND logic gate.

Semiconductors and Instruments required

1. DC +5V regulated power supply.
2. Wish/Bread board.
3. Jumper wires.
4. Digital voltmeter.
5. Quad 2-input NAND gate (7400) – 2 nos

Implementation and Circuit diagram

The circuit can be implemented using a two NAND (7400) logic IC.

The circuit given in the figure (4.4) shows the actual implementation of half adder using NAND gates.




Figure (4.4), Implementation circuit diagram using NAND logic gate.

Result/Observation

Truth table for the half adder using NAND logic gates.

Logical Input		Logical output		Output voltage	
A	B	SUM (S)	CARRY (C)	SUM (S)	CARRY (C)
0	0	0	0		
0	1	1	0		
1	0	1	0		
1	1	0	1		

Discussion

1. The power supply used must be regulated to +5V dc.
2. The jumpers used on the bread board must be short.
3. All the IC used must be properly seated on the bread board along with proper connection with regulated power supply.
4. The inputs to be connected to logic - 0 must not be left floating. For logic-1 and logic-0 we need to connect the inputs either to high voltage i.e. **+5V** (V_{CC}) or to the ground potential.
5. Outputs can be visualized by connecting LED. Those must be connected via current limiting resistor.